



PCI Express 4.0 Controller with AXI

Optimized for high-bandwidth efficiency to deliver maximum performance for Data Center, Edge, AI/ML and HPC applications.

Overview

The Rambus PCI Express[®] (PCIe) 4.0 Controller with AXI is a configurable and scalable design for ASIC and FPGA implementations. It is backward compatible to PCIe 3.1/3.0, and compatible with version 4.x of PHY Interface for PCI Express (PIPE) specification and the AMBA[®] AXI[™] Protocol Specification.

PCIe 4.0 Controller with AXI Block Diagram



PIPE Interface up to 32-bit per lane

How It Works

The PCIe 4.0 Controller can be configured to support endpoint, root port, and dual-mode topologies, allowing for a variety of use models, and exposes a configurable, flexible AMBA AXI interconnect interface to the user. The provided Graphical User Interface (GUI) Wizard allows designers to tailor the IP to their exact requirements, by enabling, disabling, and adjusting a vast array of parameters, including number, type, and width of AXI interfaces, PIPE interface width, low power support, SR-IOV, ECC, AER, etc. for optimal throughput, latency, size and power. Users may optionally enable the built-in legacy DMA engine, or connect a DMA engine externally depending on the application requirements.

Highlights

- Supports Root Port, Endpoint and Dual-Mode topologies
- Advanced features enable fine tuning of power, area, throughput and latency
- PCIe to AXI and AXI to PCIe Ordering Rules guarantee AXI deadlock prevention
- AXI bridge & AXI interconnect allows full performance on AXI interfaces
- Internal data path size automatically scales up or down based on link max. speed and width
- Optional QuickBoot mode allows for up to 4x faster link training
- Supports advanced RAS features

Protocol Compatibility

Protocol	Data Rates (GT/s)
PCIe 3.1/3.0	8
PCIe 4.0	16

Features

PCI Express Layer

- Compliant with the PCI Express 4.0 (16 GT/s), 3.1/3.0 (8 GT/s), and PIPE 4.x (8-, 16- and 32-bit) specifications
- Supports PCI-SIG Single-Root I/O Virtualization (SR-IOV) specification
- Supports Endpoint, Root-Port, Dual-mode configurations
- Supports x16, x8, x4, x2, x1 at 16 GT/s, 8 GT/s, 5 GT/s, 2.5 GT/s speeds
- Supports RAS, AER, ECRC, ECC, MSI, MSI-X, Multi-function, P2P, crosslink, and other optional features
- Supports many ECNs including LTR, L1 PM substates, etc.
- Supports FPGA platforms up to PCIe 4.0 x8 or PCIe 3.0 x16

AMBA AXI Layer

- Compliant with the AMBA AXI Protocol specification (AXI3, AXI4 and AXI4-Lite) and AMBA 4 AXI4-Stream Protocol specification
- Supports multiple, user-selectable AXI interfaces, including AXI Master, AXI Slave, AXI Stream
- Each AXI interface data width independently configurable as 512-, 256-, 128-, and 64-bit
- Each AXI interface can operate in a separate clock domain

Data Engines

- DMA engine (legacy):
 - Up to 8 DMA channels, Scatter-Gather, descriptor prefetch
 - Completion reordering, interrupt and descriptor reporting
- Optional Address Translation tables for direct PCIe to AXI and AXI to PCIe communication

Deliverables

IP Files

- Verilog RTL source code
- Libraries for functional simulation
- Configuration assistant GUI (Wizard)
- PCI Express Bus Functional Model
- Encrytpted simulation libraries

Documentation

Software

- PCI Express Windows and Linux device drivers
- PCIe C API

Reference Designs

- Synthesizable Verilog RTL source code
- Simulation environment and test scripts
- Synthesis project and DC constraint files (ASIC)
- Synthesis project and constraint files for supported FPGA hardware platforms (FPGA)

rambus.com/pci-express-controllers

